The High-Speed Digital PLL is intended for applications such the Clock-Multiplying-Unit in a SERDES or a Clock-Driver where the the output frequency is not an integer multiple of the reference ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback